Interfacing FPGAs with DDR Memory - Phil's Lab #115

Interfacing FPGAs with DDR Memory - Phil's Lab #115Подробнее

FPGA/SoC + DDR PCB Design Tips - Phil's Lab #59Подробнее

FPGA/SoC Board Bring-Up - DDR3 (Zynq Part 2) - Phil's Lab #97Подробнее

FPGA + PCIe Hardware Accelerator Design Walkthrough (DDR3, M.2, ..) - Phil's Lab #82Подробнее

Gigabit Ethernet + FPGA/SoC Bring-Up (Zynq Part 4) - Phil's Lab #99Подробнее

SDRAM Hardware & Firmware Tutorial (STM32) - Phil's Lab #80Подробнее

FPGA/SoC Board Bring-Up Tutorial (Zynq Part 1) - Phil's Lab #96Подробнее

FPGA PCB Design Review - Phil's Lab #85Подробнее

FPGA 30 - Zynq SoC FPGA Direct Memory Access (DMA) between PS DDR memory and PL AXI4-Stream FIFOПодробнее

Parallel Termination Basics - Phil's Lab #119Подробнее

FPGA/SoC Board Bring-Up - QSPI (Zynq Part 3) - Phil's Lab #98Подробнее

How to Debug DDR Memory Interfaces Using SmartDebugПодробнее

HP 115BR Hackaday 1 Hertz Challenge entryПодробнее

FPGA/SoC SD Card + PetaLinux (Zynq Part 6) - Phil's Lab #135Подробнее